

BHUSHAN KIRAN MUNOLI

+1-979-344-6100 | bhushanmunolijobsearch@gmail.com | College Station, TX

<https://bhushanmunoli.github.io/Bhushan-Portfolio/> | <https://www.linkedin.com/in/bhushan-kiran-munoli/>

I am deeply interested in **VLSI Physical Design** and motivated to apply my skills and **transferable experience** in the industry. With a strong technical foundation, I aim to contribute meaningfully and deliver quality solutions in the semiconductor domain.

EDUCATION

- **Texas A&M University** Aug 2025 - May 2027
MS in Electrical and Computer Engineering - GPA - 3.7/4
College Station, TX
◦ Courses: Digital IC Design, Computer Architecture, Advanced Computer Architecture, Advanced Hardware Verification
- **PES University** B-Tech Electronics and Communications Engineering - GPA - 8.21/10 Aug 2019 - May 2023

SKILLS

- **Concepts** : Static Timing Analysis, Clock Tree Synthesis, Floor-planning, Placement & Routing, Power Analysis, MBIST
- **Programming Languages** : Perl, TCL, Verilog, SystemVerilog, UVM, LINUX Shell, C, C++, Python, Java
- **Tools** : Cadence - Virtuoso, Spectre, Synopsys - Fusion Compiler, Design Compiler, IC Compiler, Prime Time

PROFESSIONAL EXPERIENCE

- **MAVEN SILICON** Mar 2025 - Dec 2025
Physical Design Engineer India
◦ Built Net-list to GDS II design flow of RISC-V for a 32nm design with constraint files, along with analysis of area, power & time tradeoff. Performed placement, routing for macros and standard cells along with Concurrent Clock and Data Optimization and Integrated Clock Gating. Created IJTAG-compliant ICL and PDL files for the design
◦ Performed Static Timing Analysis and Clock Tree Synthesis to manage timing delays for a 5ns clock. Analyzed timing reports for input and output delay constraints. Worked on Clock domain Crossing to manage clocks of different frequencies.
◦ Achieved standard cell and core area reduction to $29338.9\mu m^2$ and total power reduction, minimizing congestion and meeting setup time and hold time requirements
- **DELOITTE SOUTH ASIA LLP** Jul 2023 - Jul 2025
SAP SuccessFactors Consultant & CPI Developer India
◦ Created integration suites to send messages between S/4HANA, LinkedIn, Adobe Acrobat and SAP SuccessFactors

PROJECT

- **Implementation of Random Double Bit and Burst ECC for HBM3** Jan 2026
Tools: Synopsys DC Compiler ICC II Compiler, Prime Time, Xilinx Vivado, Cadence Xcelium
◦ Designed RTL level error correction code. Tested the design on a FPGA board. Developed a Matlab script to analyze results
◦ Building a design on 45nm technology to meet the SoC specification with 21.27% reduction in area
- **Design of 8-bit Pipelined Adder with Buffered H-clock Tree** Nov 2025
Tools: Cadence Virtuoso, Spectre
◦ Designed layouts and performed LVS and DRC checks for NAND, XOR, NOT logic gates, flip-flop and SRAM
◦ Built a schematic and layout for the 8-bit pipelined adder. Performed clock tree synthesis & designed a H-clock Tree
◦ Applied the logical effort method to optimize transistor sizing and achieved a delay reduction of 33%
- **RISC-V Implementation** Oct 2025
Tools: Synopsys DC Compiler and ICC II Compiler, Mentor Graphics Tessent
◦ Designed 32 bit Microprocessor (RISC-V core) from RTL to GDSII using 32nm Technology modules Performed full Clock Tree Synthesis, to optimize clock distribution and minimize skew. Inserted BIST Architecture for the design
◦ Performed Macro, Standard cell placement & congestion analysis. Completed placement and post route optimization
◦ Optimized the design to operate reliably at a clock period of 5ns with an area of $29338.9\mu m^2$
- **Router 1x3 Implementation** Jul 2025
Tools: Synopsys - Fusion Compiler
◦ Designed a Router 1x3 using 32nm technology with L Shaped floor-planning and 333MHz clock frequency
◦ Performed full Clock Tree Synthesis and initialized DRC check to correct violations in the router design

CERTIFICATIONS

- Cadence | Basic Static Timing Analysis
- Cadence | SystemVerilog for Design and Verification
- Cadence | SystemVerilog Assertions
- Maven Silicon | Advanced VLSI Design